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Abstract 
The Second Workshop on Using Emerging Parallel Architectures (WEPA), held in conjunction with ICCS 2010, provides a 
forum for exploring the capabilities of emerging parallel architectures such as GPUs, FPGAs, Cell B.E., and multi-cores to 
accelerate computational science applications. 
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1. Introduction 
Welcome to the Second Workshop on Using Emerging Parallel Architectures (WEPA). This workshop has been 
motivated by the significant transformation of the computing landscape in recent years with the emergence of more 
powerful processing elements such as CUDA-enabled GPUs, FPGAs, and Cell/BE. On the multi-core front, Moore's 
Law has transcended beyond the single processor boundary with the prediction that the number of cores will double 
every 18 months. Going forward, the primary method of gaining processor performance will be through parallelism. 
Multi-core technology has visibly penetrated the global market.  Accordingly to the Top500 lists, the HPC landscape 
has evolved from supercomputer systems into large clusters of multi-core processors. Furthermore, GPUs, FPGAs 
and heterogeneous multi-cores have been shown to be viable computing alternatives, where certain classes of 
applications witness more than one order of magnitude improvement over their GPP counterpart.  Therefore, future 
computational science centres will employ resources such as FPGAs, GPUs and Cell architectures to serve as co-
processors to offload appropriate compute intensive portions of applications from the servers.  This workshop 
provides a forum for exploring the capabilities of emerging parallel architectures to accelerate computational science 
applications.  
The technical program was put together by the Workshop Chairs Bertil Schmidt and Douglas Maskell and 21 
members of a distinguished program committee. The workshop received 26 submissions. After an initial screening 
25 submissions were reviewed by at least three experts in the field. Based on the reviews, 13 papers were selected 
* Corresponding author. Tel.: +65-67906107; fax: +65-67926559. 
E-mail address: asbschmidt@ntu.edu.sg. 
c⃝ 2012 Published by Elsevier Ltd.
Procedia Computer Science 1 (2012) 1015–1017
www.elsevier.com/locate/procedia
1877-0509 c⃝ 2012 Published by Elsevier Ltd.
doi:10.1016/j.procs.2010.04.112
Open access under CC BY-NC-ND license.
Open access under CC BY-NC-ND license.
Author name / Procedia Computer Science 00 (2010) 000–000 
for presentation at the workshop and inclusion in the workshop proceedings. 
We wish to thank the program committee members for submitting thoughtful reviews and all authors who 
submitted high-quality manuscripts. We plan to continue the workshop next year. 
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